Bus performances are extremely important in a platform-based design. System Level analysis of bus performances gives important information for the analysis and choice between different architectures driven by functional, timing and power constraints of the System-on-Chip. This paper presents the effect of different arbitration algorithms and bus usage methodologies on the bus AMBA AHB performances in terms of effective throughput and power dissipation. SystemC and VHDL models have been developed and simulations have been performed.
INTRODUCTION
System-level design and intellectual property (IP) modeling is the key to fast SoC innovation with the capability to quickly try out different design alternatives, to confirm the best possible architecture, HW/SW partition and performance parameters, including power consumption, early in the design process. To innovate quickly, system-level design provides a high level of abstraction, very fast simulation speed and allows a high degree of IP reuse. A possibility to implement an efficient system-level design is the use of object-oriented programming languages, like C++. SystemC 2.0 [1] [2] is an emerging standard modeling platform based on C++ that supports design abstraction at the RTL, behavioral and system levels. SystemC 2.0 provides a common design environment consisting of C++ libraries, models and tools providing the ability to exchange and reuse IPs easily and efficiently across different levels of abstraction. One of the goals of the EDA community is the integration of power analysis and optimization techniques into IP modeling methodologies. This is an important design reuse aspect that is getting increasing relevance in the IP qualification process, whose aim is to establish objective and standardized criteria to check the quality of an intellectual property not only in terms of its functionality. Power dissipation analysis should be performed in the first phases of the design when some good ideas on power dissipation can drive the choice between different architectures, together with the requested functional and timing specifications. Great part of power is dissipated in a CMOS circuit in charging node capacitances. A strong reduction of dynamic power dissipation can be obtained if the switching activity of the big capacitances is reduced. In a System on Chip the bus lines have a capacitance order of magnitude bigger than gate capacitances. Many techniques, especially of bus encoding have been studied to reduce bus switching activity [3] [4] [5] [6] [7] [8] .
In this paper the effect of different arbitration algorithms and bus usage methodologies on the bus AMBA AHB performances, in terms of effective throughput and power dissipation, is shown.
AMBA BUS VHDL and SystemC Models
The AMBA protocol defines a standard for on-chip communication and it is an efficient tool for the development of high-performance embedded systems. AMBA specification [9] aims at satisfying four important requirements:
• to allow the right-first-time development of embedded controllers with different CPU or DSP cores (multiple masters); • to be technology-independent and to allow a high reusability of different blocks; • to encourage a modular system design to preserve the best possible CPU's independence; • to facilitate the testing phase. AMBA specification defines three different bus topologies: the AHB, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). We have used the AHB that is the last generation of AMBA bus, targeted for high level performances. The AMBA AHB bus can be decomposed in the following main blocks: one arbiter, a decoder and some multiplexing logic for read and write operations. The AMBA AHB bus has been described in SystemC 2.0 and in VHDL in a clock accurate description [10] [11] . The number of bits of ADDR and DATA lines, and the number of masters and slaves connected to the bus are parameters that can be easily changed in the SystemC code.
Five arbitration algorithms have been tested : 1) Priority with break: the masters have a fixed priority. A bus request by a higher priority master breaks a lower priority transmission. 2) Priority: the masters have a fixed priority. Once a master takes the bus, the transmission is not interrupted. 3) Priority with waiting time control: the masters have a fixed priority. When a master waits for a time longer than a fixed Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. 
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value, his priority becomes the highest. Once a master takes the bus, the transmission is not interrupted. 4) Short Job First: the master with the shortest bus occupation request takes the bus. Once a master takes the bus, the transmission is not interrupted. 5) Short Job First with waiting time control: when a master waits for a time longer than a fixed value, it takes the bus, otherwise the master with the shortest bus occupation request takes the bus. Once a master takes the bus, the transmission is not interrupted.
SIMULATIONS AND RESULTS
Many SystemC and VHDL simulations have been performed to evaluate the effect of different arbitration algorithms and bus usage methodologies on bus AMBA AHB performances in terms of effective throughput and power dissipation. The bus performances have been evaluated in test cases where the bus is intensively used. For this reason the transmission used is of the type "incrementing burst" that is usually chosen for the transfer of large amount of data. The masters are simple traffic generators. A C++ program generates a random traffic for each master respecting the desired statistics.
Inter-burst idle insertion
A first set of VHDL simulations have been performed to verify the effect of different bus occupation techniques on bus performances and power consumption. The bus arbitration algorithm is the simple fixed priority algorithm (algorithm 1 in Sect. 2). The simulated architecture consists of a default master, a master with high priority (M1), a second master with low priority (M2), and a slave (SL) connected to the 32 bit data bus. Each master transmits sequences of 512 bytes for a total of 5k bytes transmitted, with a random idle period between the transmissions. The low priority master M2 transmits 10 bursts of 128 beats each. The length of the transmission increases considerably for 16 and 8 burst length transmissions, in fact master M1 leaves the bus free for a time longer than what it is required by master M2. Table 2 reports the mean value of master M2 waiting time (in number of clock cycles) for the different simulations. Master M1 takes the bus one clock cycle after his request. The result show that the waiting time is not effected by the inter-burst idle length. The waiting time decreases as the burst length decreases, as expected. Table 3 reports the percentage of bus occupation for the first half of each simulation for the 3 masters: default, M1 and M2. At the end of the simulation M1 and M2 have, of course, the same percentage, in fact they transmit the same amount of data. The low priority master has no time windows to transmit in the case of 128 beats bursts. It can use the bus only during the random idle periods between M1 transmissions. The percentage of bus occupation for master M2 increases decreasing the M1 burst length or increasing the idle time between two bursts. The percentage of time the bus is not used is always low, but increases for long inter-burst idle periods. FlipFlops on a ACEX 1K device) and on an ASIC (237 equivalent gates and 24 FlipFlops with a STMicroelectronics library). The number of gates of the arbiter is low, therefore great part of power is assumed to be dissipated by the address, data and control lines (arbiter inputs and outputs) of the bus. Table 5 reports total (ADDR + DATA + control lines) switching activity normalised to the case of 128 beats bursts .The switching activity dependence with inter-burst idle length is not relevant. Conversely, switching activity increases decreasing the burst length.
The results shown in Tables 1-5 are useful to evaluate the bus performances in the different cases. If the high priority master uses short bursts the low priority master waiting time decreases but switching activity increases. A good compromise seems to be a burst length of 32 beats with 4 inter-burst clock cycles. The waiting time is half with respect to the 128 beats case, with just a 2,6% increment of switching activity.
In the burst transmission the address is incremented by the master at each beat following the AMBA AHB specifications. A smart slave can calculate the value of the address with just the address of the first beat. The switching activity have been evaluated and reported in Tables  4 and 5 in the two cases: the ADDR bus lines are incremented (adr inc.) and the ADDR bus lines are not incremented (no adr inc.). A switching activity reduction of about 10% can be reached if the ADDR bus lines are not incremented. The CPU time required for a VHDL simulation of 4000 clock cycles is about 27 secs on a Pentium II at 400MHz.
Arbitration algorithms
A second set of SystemC simulations have been performed to verify the effect of different bus arbitration algorithms (2-5 n Sect.2) on bus performances and power consumption. Two types of traffic generators have been used: HIGH) intensive bus use: random sequence of 8 or 16 beats bursts (with equal probability) followed by a random idle period with gaussian distribution (mean 7 clock cycles, standard deviation 3 clock cycles) LOW) infrequent bus use: random sequence of single or 4 beats bursts (with equal probability) followed by a random idle period with gaussian distribution (mean 12 clock cycles, standard deviation 3 clock cycles) The simulated architecture consists of a default master, 2 masters (M1 and M2) with a traffic of type HIGH, and 3 masters (M3, M4 and M5) of traffic type LOW. The priority order is: M1 high … M5 low. With this type of bus requests, the bus is almost always used by the masters: this is the case in which the effect of the arbitration algorithm on bus performances is relevant. Table 6 reports the results of the SystemC simulations for each master and for the different arbitration algorithms:
-the maximum waiting time in clock cycles -the average waiting time in clock cycles -the percentage of bus use. The average values of waiting time is acceptable for the four algorithms, but the maximum value is not acceptable for the algorithms without waiting time control: algorithm (2) penalizes low priority masters, algorithm (5) penalizes long length bursts. Short Job First with waiting time control optimises the bus use: the default master takes the bus only 0.3% of the time. The switching activity of the bus signals have been evaluated during the SystemC simulations. Table 7 reports the bus switching activity normalized to the switching activity obtained with the priority algorithm (2). The arbitration algorithm have a strong influence on the switching activity of the control signals. The Short Job First with waiting time control (5) algorithm allows a relevant switching activity reduction, about 22%. This is due to the more efficient use of the bus obtained with this algorithm: the default master controls the bus only for 0.3% of the time. The bus goes under the control of one master directly to another without going under the control of the default master. This fact reduces the commutations of the control signals due to the change of the master controlling the bus. In conclusion, the Short Job First with waiting time control shows the best performances in terms of low waiting time and low switching activity. The CPU time required for a SystemC simulation of 54000 clock cycles is about 8.2 secs on a Pentium II at 400MHz. Comparing the SystemC and VHDL simulations reported in this paper, a speed up of about 50 times is obtained with SystemC simulator. The real speed up is higher considering that the architecture simulated in SystemC is more complex: 5 masters against 2 and the arbitration algorithm is more complex.
CONCLUSIONS
In this paper a SystemC and a VHDL clock accurate model of the AMBA AHB bus are shown. The models have been used to evaluate the performances of the bus with different methodologies of bus use and arbitration algorithms. A reduction of bus power dissipation of more than 22% can be used applying the bus use techniques and arbitration algorithms shown in this work. 
